Typically, each time a bus bridge sees a transaction on just one bus that must be forwarded to another, the original transaction need to wait around right until the forwarded transaction completes before a result is Prepared. 1 notable exception occurs in the case of memory writes. In this article, https://nathanlabsadvisory.com/achieving-fisma-certification-in-the-usa-ensuring-robust-information-security/